FPGA/icesugar
1
0
Fork 0
mirror of https://github.com/wuxx/icesugar.git synced 2025-12-29 04:32:35 +08:00
Code Issues Packages Projects Releases Wiki Activity

basic basic examples switched to nextpnr

Browse Source
This commit is contained in:
camrbuss
2021-01-09 15:30:30 -07:00
parent 201b354067
commit f99d790844
9 changed files with 67 additions and 18 deletions
Download Patch File Download Diff File Expand all files Collapse all files

20
src/basic/verilog/dsp/Makefile
View File

@@ -1,13 +1,27 @@
filename = top
pcf_file = ../../../common/io.pcf
ICELINK_DIR=$(shell df | grep iCELink | awk '{print $$6}')
${warning iCELink path: $(ICELINK_DIR)}
build:
yosys -p "synth_ice40 -blif $(filename).blif" $(filename).v
arachne-pnr -d 5k -P sg48 -p $(pcf_file) $(filename).blif -o $(filename).asc
yosys -p "synth_ice40 -json $(filename).json" $(filename).v
nextpnr-ice40 \
--up5k \
--package sg48 \
--json $(filename).json \
--pcf $(pcf_file) \
--asc $(filename).asc
icepack $(filename).asc $(filename).bin
prog_flash:
icesprog $(filename).bin
@if [ -d '$(ICELINK_DIR)' ]; \
then \
cp $(filename).bin $(ICELINK_DIR); \
else \
echo "iCELink not found"; \
exit 1; \
fi
clean:
rm -rf $(filename).blif $(filename).asc $(filename).bin

2
src/basic/verilog/hard_rgb/Makefile
View File

@@ -1,7 +1,7 @@
filename = hard_led
pcf_file = ../../../common/io.pcf
ICELINK_DIR=$(shell df | grep iCELink | awk '{print $$9}')
ICELINK_DIR=$(shell df | grep iCELink | awk '{print $$6}')
${warning iCELink path: $(ICELINK_DIR)}

9
src/basic/verilog/leds/Makefile
View File

@@ -5,8 +5,13 @@ ICELINK_DIR=$(shell df | grep iCELink | awk '{print $$6}')
${warning iCELink path: $(ICELINK_DIR)}
build:
yosys -p "synth_ice40 -blif $(filename).blif" $(filename).v
arachne-pnr -d 5k -P sg48 -p $(pcf_file) $(filename).blif -o $(filename).asc
yosys -p "synth_ice40 -json $(filename).json" $(filename).v
nextpnr-ice40 \
--up5k \
--package sg48 \
--json $(filename).json \
--pcf $(pcf_file) \
--asc $(filename).asc
icepack $(filename).asc $(filename).bin
prog_flash:

9
src/basic/verilog/pmod_leds/Makefile
View File

@@ -5,8 +5,13 @@ ICELINK_DIR=$(shell df | grep iCELink | awk '{print $$6}')
${warning iCELink path: $(ICELINK_DIR)}
build:
yosys -p "synth_ice40 -blif $(filename).blif" $(filename).v
arachne-pnr -d 5k -P sg48 -p $(pcf_file) $(filename).blif -o $(filename).asc
yosys -p "synth_ice40 -json $(filename).json" $(filename).v
nextpnr-ice40 \
--up5k \
--package sg48 \
--json $(filename).json \
--pcf $(pcf_file) \
--asc $(filename).asc
icepack $(filename).asc $(filename).bin
prog_flash:

9
src/basic/verilog/pmod_switch/Makefile
View File

@@ -5,8 +5,13 @@ ICELINK_DIR=$(shell df | grep iCELink | awk '{print $$6}')
${warning iCELink path: $(ICELINK_DIR)}
build:
yosys -p "synth_ice40 -blif $(filename).blif" $(filename).v
arachne-pnr -d 5k -P sg48 -p $(pcf_file) $(filename).blif -o $(filename).asc
yosys -p "synth_ice40 -json $(filename).json" $(filename).v
nextpnr-ice40 \
--up5k \
--package sg48 \
--json $(filename).json \
--pcf $(pcf_file) \
--asc $(filename).asc
icepack $(filename).asc $(filename).bin
prog_flash:

9
src/basic/verilog/pwm/Makefile
View File

@@ -5,8 +5,13 @@ ICELINK_DIR=$(shell df | grep iCELink | awk '{print $$6}')
${warning iCELink path: $(ICELINK_DIR)}
build:
yosys -p "synth_ice40 -blif $(filename).blif" $(filename).v
arachne-pnr -d 5k -P sg48 -p $(pcf_file) $(filename).blif -o $(filename).asc
yosys -p "synth_ice40 -json $(filename).json" $(filename).v
nextpnr-ice40 \
--up5k \
--package sg48 \
--json $(filename).json \
--pcf $(pcf_file) \
--asc $(filename).asc
icepack $(filename).asc $(filename).bin
#prog: #for sram

9
src/basic/verilog/spram/Makefile
View File

@@ -5,8 +5,13 @@ ICELINK_DIR=$(shell df | grep iCELink | awk '{print $$6}')
${warning iCELink path: $(ICELINK_DIR)}
build:
yosys -p "synth_ice40 -blif $(filename).blif" $(filename).v
arachne-pnr -d 5k -P sg48 -p $(pcf_file) $(filename).blif -o $(filename).asc
yosys -p "synth_ice40 -json $(filename).json" $(filename).v
nextpnr-ice40 \
--up5k \
--package sg48 \
--json $(filename).json \
--pcf $(pcf_file) \
--asc $(filename).asc
icepack $(filename).asc $(filename).bin
prog_flash:

9
src/basic/verilog/switch/Makefile
View File

@@ -5,8 +5,13 @@ ICELINK_DIR=$(shell df | grep iCELink | awk '{print $$6}')
${warning iCELink path: $(ICELINK_DIR)}
build:
yosys -p "synth_ice40 -blif $(filename).blif" $(filename).v
arachne-pnr -d 5k -P sg48 -p $(pcf_file) $(filename).blif -o $(filename).asc
yosys -p "synth_ice40 -json $(filename).json" $(filename).v
nextpnr-ice40 \
--up5k \
--package sg48 \
--json $(filename).json \
--pcf $(pcf_file) \
--asc $(filename).asc
icepack $(filename).asc $(filename).bin
prog_flash:

9
src/basic/verilog/uart_tx/Makefile
View File

@@ -5,8 +5,13 @@ ICELINK_DIR=$(shell df | grep iCELink | awk '{print $$6}')
${warning iCELink path: $(ICELINK_DIR)}
build:
yosys -p "synth_ice40 -blif $(filename).blif" $(filename).v
arachne-pnr -d 5k -P sg48 -p $(pcf_file) $(filename).blif -o $(filename).asc
yosys -p "synth_ice40 -json $(filename).json" $(filename).v
nextpnr-ice40 \
--up5k \
--package sg48 \
--json $(filename).json \
--pcf $(pcf_file) \
--asc $(filename).asc
icepack $(filename).asc $(filename).bin
#prog: #for sram