Nguyen Anh Quynh
f99bf5a320
java: return empty instead of NULL for disasm(). patch by Keve Müller
2015-11-14 18:50:37 +08:00
Nguyen Anh Quynh
f752e9905a
indentation
2015-11-14 18:40:11 +08:00
Keve Müller
0440c6708f
Fix NPE when first instruction to disassemble is broken.
...
Return null instead.
2015-11-14 18:38:40 +08:00
Nguyen Anh Quynh
57bf77af66
bindings: add M68k_const.java & m68k_const.ml
2015-10-03 11:32:24 +08:00
learn_more
db5403d681
Missing definition
2015-08-02 20:13:29 +02:00
Nguyen Anh Quynh
fad344e870
java: rename Test.java to TestBasic.java
2015-06-03 22:18:26 +08:00
Gabriel Corona
8102aacfda
Make PowerPC imm 64 bit (instad 32 bit)
2015-05-14 23:16:55 +02:00
Gabriel Corona
75f80b7242
Fix java compilation (xopCC is missing)
2015-05-14 23:15:31 +02:00
Nguyen Anh Quynh
af416e2ff8
bindings: update newly added ARM groups CALL & INT
2015-05-08 23:59:15 +08:00
Ammar Ben Khadra
98a0b20df6
Update README for Java Bindings
...
For better readability, OpenJDK installation has been separated from JNA installation.
2015-04-30 16:34:48 +08:00
Ammar Ben Khadra
b0515ca9c5
Update README
...
Installation instructions for libjna on Ubuntu has been added, that would save new comers (like me) sometime figuring it out :)
2015-04-30 16:34:43 +08:00
Vincent Bénony
d2f47d065f
Remove enum for ASRS, LSRS, SUBS and MOVS
...
These instructions are now disassembled ASR, LSR, SUB and MOV, with the "update_flags" bit set.
2015-04-17 11:42:45 +02:00
Nguyen Anh Quynh
8fa48fbd8a
bindings: update java/ocaml/python bindings after the last change on Arm core
2015-04-07 12:22:51 +08:00
Nguyen Anh Quynh
10647aef58
bindings: update java/ocaml/python after the latest changes in the core for the new API
2015-03-25 17:35:59 +08:00
Nguyen Anh Quynh
85120cce23
bindings: add ARM64_GRP_CALL & ARM64_GRP_RET groups after the related change in the core
2015-03-16 23:53:59 +07:00
Nguyen Anh Quynh
197fe1c14c
bindings: add {ARM|ARM6}GRP_PRIVILEGE
2015-03-12 18:18:24 +08:00
Nguyen Anh Quynh
cac770a0cb
bindings: support QPX mode & QPX alias instructions
2015-03-12 17:03:33 +08:00
Nguyen Anh Quynh
4dd0dcb9d4
add CS_GRP_PRIVILEGE group, and also add X86_GRP_PRIVILEGE group for bunch of X86 privileged instructions
2015-03-09 00:04:45 +08:00
Nguyen Anh Quynh
e4ca35d561
x86: delete the fiction instruction X86_INS_VPCOM
2015-03-07 16:05:06 +08:00
Nguyen Anh Quynh
7a94483452
x86: remove another fiction instruction VCMP
2015-03-07 14:37:59 +08:00
Nguyen Anh Quynh
e402e021b8
x86: remove unreal instruction VPCMP
2015-03-07 14:33:40 +08:00
Nguyen Anh Quynh
debaa2eefc
bindings: support newly added field @xop_cc in the last commit (Java, Ocaml, Python)
2015-03-07 13:46:21 +08:00
Nguyen Anh Quynh
ad42f16b14
mips: remove the confusing mode CS_MODE_MIPSGP64
2015-03-07 00:48:06 +08:00
Nguyen Anh Quynh
54d5071288
x86: update core. also update all the bindings Java, Ocaml & Python
2015-03-06 00:52:49 +08:00
Nguyen Anh Quynh
18336b7039
bindings: update Java, Ocaml & Python bindings after the last Mips update
2015-03-02 18:16:56 +08:00
Nguyen Anh Quynh
b3e26fdaa6
x86: add prefix constant REPE
2015-01-13 12:03:15 +08:00
Nguyen Anh Quynh
993e031795
java & ocaml: update these bindings following the addition of lshift field to arm_op_mem of Arm engine
2015-01-12 16:01:26 +08:00
Nguyen Anh Quynh
61ab00718a
x86: remove dead code & dead SSE_CC constants. issue reported by Coverity
2014-12-27 15:42:13 +08:00
Nguyen Anh Quynh
1038fdb038
x86: add new registers DR8-DR15
2014-12-27 15:33:12 +08:00
Nguyen Anh Quynh
59c72afe7a
x86: add 3 new undocumented instructions fdisi8087_nop, feni8087_nop & ffreep
2014-12-26 23:59:35 +08:00
Nguyen Anh Quynh
534b948661
bump version to 4.0
2014-12-26 23:14:53 +08:00
Nguyen Anh Quynh
0ea529a6f3
java: add close() method to avoid some unknown crash caused by finallize() on Ubuntu 14.04. FIXME
2014-11-19 10:58:31 +08:00
Nguyen Anh Quynh
faa925ab8f
fix bindings (python/java) and tests after the last change on the type of imm of cs_arm64_op
2014-11-17 11:39:36 +08:00
Nguyen Anh Quynh
e01fdfb94f
java: add comments on hardware modes
2014-11-13 11:58:11 +08:00
Nguyen Anh Quynh
bf4723f970
java: update Mips modes to CS_MODE_MIPS32 & CS_MODE_MIPS64
2014-11-13 11:49:14 +08:00
Nguyen Anh Quynh
6f00a9827b
Merge branch 'next' of https://github.com/aquynh/capstone into next
2014-11-12 11:07:32 +08:00
Nguyen Anh Quynh
39785fb3d6
java: add CS_SUPPORT_X86_REDUCE
2014-11-12 11:05:14 +08:00
Nguyen Anh Quynh
5db983d8ec
java: fix a wrong type for memBarrier in Arm.java
2014-11-12 10:43:59 +08:00
Nguyen Anh Quynh
0b3d95e4b3
java/ocaml/python: support the newly added mem_barrier field of cs_arm struct
2014-11-11 23:00:35 +08:00
Nguyen Anh Quynh
8e53890a8e
ocaml/java: support CS_MODE_V8 for Arm
2014-11-10 22:06:23 +08:00
Nguyen Anh Quynh
a65d7ef5fa
java/ocaml/python: update bindings after the last change on generic instruction groups
2014-10-31 15:47:17 +08:00
Nguyen Anh Quynh
69271ddf74
java/ocaml/python: add the missing generic instruction operand types
2014-10-31 14:32:34 +08:00
Nguyen Anh Quynh
b0464ef805
java/python/ocaml: update bindings after the last changes on operand types
2014-10-31 13:59:19 +08:00
Nguyen Anh Quynh
58086346bc
java/python/ocaml: update after latest changes in x86.h
2014-10-18 06:16:26 +08:00
Nguyen Anh Quynh
bec9af7f6d
java: update after the latest change on PPC in the core
2014-10-17 22:30:19 +08:00
Nguyen Anh Quynh
4d2c362aa6
python: update after the latest change on PPC in the core
2014-10-17 21:51:13 +08:00
Jay Oster
79e253c516
Remove CS_MODE_N64
...
- This mode is for the so-called MIPS "N64" ABI; it has nothing to do with the Nintendo 64 game platform.
- N64, O64, et al. are just different ABIs for the 64-bit MIPS architecture, so we replace CS_MODE_N64 with the existing CS_MODE_64
2014-10-12 16:03:12 -07:00
Nguyen Anh Quynh
b10418e79b
java: a call to printf() in TestArm.java is missing a variable
2014-10-10 22:37:49 +08:00
Nguyen Anh Quynh
db8eaa3d0b
bindings: remove MIPS_REG_PC constant following the change in the core
2014-10-10 21:13:30 +08:00
Nguyen Anh Quynh
b0cc71da59
bindings: update java/ocaml/python after the last change in Arm's core
2014-10-06 21:01:32 +08:00